IC Onlineerai

India’s IISc Proposes Development of Angstrom-Scale Chips Using 2D Materials

In a bold move to leapfrog into next-generation semiconductor technology, a team of 30 scientists from the Indian Institute of Science (IISc) has submitted a proposal to the Indian government to develop Angstrom-scale chips. These ultra-miniature chips, built using two-dimensional (2D) materials, could be nearly ten times smaller than the smallest commercially available chips produced today.

In a bold move to leapfrog into next-generation semiconductor technology, a team of 30 scientists from the Indian Institute of Science (IISc) has submitted a proposal to the Indian government to develop Angstrom-scale chips. These ultra-miniature chips, built using two-dimensional (2D) materials, could be nearly ten times smaller than the smallest commercially available chips produced today.

The proposal outlines a strategy to use cutting-edge materials like graphene and transition metal dichalcogenides (TMDs), which enable chip production beyond the limitations of traditional nanometer-scale semiconductors. This development would mark a significant advancement in India's capabilities, positioning the country as a future leader in semiconductor innovation.

Originally submitted to the Principal Scientific Adviser (PSA) in April 2022, the report was revised and resubmitted in October 2024 before being shared with the Ministry of Electronics and Information Technology (MeitY). The updated report presents a compelling roadmap for research, development, and eventual commercialization of Angstrom-scale chip technology using ultra-thin 2D materials.

Government officials familiar with the matter have indicated that MeitY is showing strong interest in the project. Key decision-makers within MeitY have already conducted preliminary discussions to evaluate potential applications of this technology in advanced electronics.

Currently, India heavily relies on international partnerships for semiconductor fabrication. The country's most significant ongoing chip fabrication initiative is a ₹910 billion project by Tata Electronics in collaboration with Powerchip Semiconductor Manufacturing Corp (PSMC). That project is part of the India Semiconductor Mission and is eligible for up to 50% capital support from the Indian government.

In contrast, the IISc proposal seeks a relatively modest ₹50 billion investment over five years to establish a homegrown ecosystem for next-gen chip technology. The plan includes a roadmap for self-sustainability following the initial funding phase, aiming to ensure long-term innovation independence for India’s semiconductor sector.

This initiative signals a significant step toward technological sovereignty and could unlock new opportunities in AI, quantum computing, and ultra-low-power electronics, domains where Angstrom-scale chips are expected to play a pivotal role in the near future.

Related Articles

  • UK Launches Europe’s First and the World’s Second Electron Beam Lithography FacilityNews

    UK Launches Europe’s First and the World’s Second Electron Beam Lithography Facility

    May 8, 2025 — In a major technological leap for Europe’s semiconductor industry, the University of Southampton in the United Kingdom has officially launched the continent’s first advanced semiconductor fabrication facility powered by electron beam lithography (EBL). The site now houses the world’s second EBL machine of its kind, marking a key milestone in next-generation chipmaking.

  • Qualcomm Snapdragon 8 Elite Gen 2 to Debut in September with TSMC N3P Node and Major Performance BoostNews

    Qualcomm Snapdragon 8 Elite Gen 2 to Debut in September with TSMC N3P Node and Major Performance Boost

    Qualcomm is expected to unveil its next-generation flagship mobile chipset — the Snapdragon 8 Elite Gen 2 — during its Snapdragon Tech Summit, which has been rescheduled earlier this year for September 2025. Ahead of the official launch, key details about the chipset’s architecture and performance enhancements have surfaced, setting the stage for a major leap in mobile computing power.

  • EU Launches "Chips Act 2.0" to Revitalize Semiconductor Ambitions Amid 2030 Goal DoubtsNews

    EU Launches "Chips Act 2.0" to Revitalize Semiconductor Ambitions Amid 2030 Goal Doubts

    The European Union is preparing a strategic upgrade to its semiconductor policy through the introduction of the “EU Chips Act 2.0”, aiming to address mounting concerns over the bloc's ability to meet its 2030 chip production targets. The original Chips Act, which came into effect in 2023, set the ambitious goal of doubling Europe’s share of global semiconductor production to 20%. However, industry insiders and auditors now warn that this target is unlikely to be reached without major structural changes.

  • GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15News

    GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15

    May 13, 2025 — GlobalWafers, the world’s third-largest semiconductor wafer supplier, is set to officially open its new state-of-the-art facility in Texas on May 15, marking a historic milestone as the first 12-inch silicon wafer production plant in the United States. The new factory is expected to begin contributing to the company’s revenue in the second half of 2025.

  • TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.News

    TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.

    TSMC Arizona has officially begun construction on its third semiconductor fabrication facility in Phoenix, signaling the company’s deepening commitment to building a comprehensive and cutting-edge chip manufacturing hub in the United States. This third fab will sit adjacent to TSMC’s first two facilities, which are scheduled to begin production in 2025 and 2026 with 4nm and 3nm process technologies, respectively.