IC Onlineerai
News

Samsung Cuts Photoresist Usage by Half in 3D NAND Production

Samsung has reportedly made a breakthrough in its 3D NAND manufacturing process by significantly reducing the use of thick photoresist (PR), leading to substantial cost savings. This optimization underscores Samsung's commitment to innovation and operational efficiency in the highly competitive memory chip market.

Samsung has reportedly made a breakthrough in its 3D NAND manufacturing process by significantly reducing the use of thick photoresist (PR), leading to substantial cost savings. This optimization underscores Samsung's commitment to innovation and operational efficiency in the highly competitive memory chip market.

Optimized Production Techniques

Samsung achieved this reduction by fine-tuning the spin speed of its coating equipment and optimizing the rotations per minute (RPM) during the manufacturing process. These adjustments maintain ideal etching conditions and ensure the quality of the applied PR coating, despite using considerably less material. Improved post-application etching techniques have enabled Samsung to achieve the same or even superior outcomes with reduced PR usage.

Halving PR Consumption

According to recent reports, Samsung has successfully cut its PR consumption in 3D NAND production by 50%. This milestone not only lowers material costs but also contributes to more sustainable manufacturing practices, aligning with global trends in resource optimization.

Industry Implications

Samsung's advancement in PR efficiency may set a new benchmark for the semiconductor industry, encouraging other manufacturers to adopt similar strategies to reduce costs and environmental impact. It also highlights Samsung's leadership in memory technology innovation, strengthening its competitive edge in the market.

This development could also influence the supply chain for thick photoresist, as reduced demand may impact suppliers. However, it paves the way for more cost-effective and eco-friendly production processes across the semiconductor industry.

← Previous ArticleNext Article >>

Related Articles

  • TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.News

    TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.

    TSMC Arizona has officially begun construction on its third semiconductor fabrication facility in Phoenix, signaling the company’s deepening commitment to building a comprehensive and cutting-edge chip manufacturing hub in the United States. This third fab will sit adjacent to TSMC’s first two facilities, which are scheduled to begin production in 2025 and 2026 with 4nm and 3nm process technologies, respectively.

  • NEO Semiconductor Unveils Next-Gen 3D X-DRAM Aiming to Boost DRAM Density by 10xNews

    NEO Semiconductor Unveils Next-Gen 3D X-DRAM Aiming to Boost DRAM Density by 10x

    May 9, 2025 — U.S.-based memory innovator NEO Semiconductor has announced a major leap in dynamic random-access memory (DRAM) architecture with the launch of its new-generation 3D X-DRAM technology, featuring the industry’s first 1T1C and 3T0C 3D DRAM cell designs. This breakthrough is set to redefine memory performance and scalability for high-demand applications in AI, edge computing, and in-memory processing.

  • UK Launches Europe’s First and the World’s Second Electron Beam Lithography FacilityNews

    UK Launches Europe’s First and the World’s Second Electron Beam Lithography Facility

    May 8, 2025 — In a major technological leap for Europe’s semiconductor industry, the University of Southampton in the United Kingdom has officially launched the continent’s first advanced semiconductor fabrication facility powered by electron beam lithography (EBL). The site now houses the world’s second EBL machine of its kind, marking a key milestone in next-generation chipmaking.

  • GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15News

    GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15

    May 13, 2025 — GlobalWafers, the world’s third-largest semiconductor wafer supplier, is set to officially open its new state-of-the-art facility in Texas on May 15, marking a historic milestone as the first 12-inch silicon wafer production plant in the United States. The new factory is expected to begin contributing to the company’s revenue in the second half of 2025.

  • Cisco Unveils Quantum Networking Chip and Launches New Quantum Lab in CaliforniaNews

    Cisco Unveils Quantum Networking Chip and Launches New Quantum Lab in California

    May 8, 2025 – California, USA — Cisco Systems has taken a bold step into the future of computing by unveiling a prototype quantum networking chip designed to interconnect quantum computers. At the same time, the company announced the establishment of a brand-new quantum computing research lab in Santa Monica, California, marking a major expansion into the quantum technology landscape.