IC Onlineerai

The all-new STM32U0 series MCU has arrived, creating a perfect balance between power consumption, functionality, and cost.

The all-new STM32U0 series MCU has arrived, creating a perfect balance between power consumption, functionality, and cost.

Around the world, there is a push for sustainable development, with smart buildings and Internet of Things (IoT) technologies playing a crucial role in enhancing the efficiency of energy and resource management. To significantly reduce energy and electricity waste and overconsumption, it's essential that these smart devices minimize power usage as much as possible.

In response to constantly changing market demands, ST is merging cutting-edge design technology with advanced manufacturing processes. The goal is to extend the operating time of MCUs in power-saving sleep modes, thereby significantly reducing average energy consumption. In this technological context, the STM32U0 series MCU was developed.

The STM32U0 series integrates industry-leading static power consumption and multiple ultra-low power modes, which can significantly save energy and extend service life. This series is based on the Arm Cortex®-M0+ core, with operating frequencies up to 56 MHz, and aims for certifications including SESIP Level 3, PSA Level 1, and NIST.

Key Products:

STM32U031

  • 64 KB of flash memory and up to 12 KB of SRAM, available in seven package types, including 20 to 64-pin TSSOP, WLCSP, UFQFPN, LQFP, and UFBGA packages.

STM32U073

  • 256 KB of flash memory and up to 40 KB of SRAM, available in eight package types, including 32 to 81-pin UFQFPN, WLCSP, LQFP, and UFBGA packages.

STM32U083

  • 256 KB of flash memory and up to 40 KB of SRAM, available in eight package types, including 32 to 81-pin UFQFPN, WLCSP, LQFP, and UFBGA packages.

Related Articles

  • TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.News

    TSMC Breaks Ground on Third Arizona Fab, Escalating Advanced Chip Manufacturing in the U.S.

    TSMC Arizona has officially begun construction on its third semiconductor fabrication facility in Phoenix, signaling the company’s deepening commitment to building a comprehensive and cutting-edge chip manufacturing hub in the United States. This third fab will sit adjacent to TSMC’s first two facilities, which are scheduled to begin production in 2025 and 2026 with 4nm and 3nm process technologies, respectively.

  • Qualcomm Snapdragon 8 Elite Gen 2 to Debut in September with TSMC N3P Node and Major Performance BoostNews

    Qualcomm Snapdragon 8 Elite Gen 2 to Debut in September with TSMC N3P Node and Major Performance Boost

    Qualcomm is expected to unveil its next-generation flagship mobile chipset — the Snapdragon 8 Elite Gen 2 — during its Snapdragon Tech Summit, which has been rescheduled earlier this year for September 2025. Ahead of the official launch, key details about the chipset’s architecture and performance enhancements have surfaced, setting the stage for a major leap in mobile computing power.

  • EU Launches "Chips Act 2.0" to Revitalize Semiconductor Ambitions Amid 2030 Goal DoubtsNews

    EU Launches "Chips Act 2.0" to Revitalize Semiconductor Ambitions Amid 2030 Goal Doubts

    The European Union is preparing a strategic upgrade to its semiconductor policy through the introduction of the “EU Chips Act 2.0”, aiming to address mounting concerns over the bloc's ability to meet its 2030 chip production targets. The original Chips Act, which came into effect in 2023, set the ambitious goal of doubling Europe’s share of global semiconductor production to 20%. However, industry insiders and auditors now warn that this target is unlikely to be reached without major structural changes.

  • NEO Semiconductor Unveils Next-Gen 3D X-DRAM Aiming to Boost DRAM Density by 10xNews

    NEO Semiconductor Unveils Next-Gen 3D X-DRAM Aiming to Boost DRAM Density by 10x

    May 9, 2025 — U.S.-based memory innovator NEO Semiconductor has announced a major leap in dynamic random-access memory (DRAM) architecture with the launch of its new-generation 3D X-DRAM technology, featuring the industry’s first 1T1C and 3T0C 3D DRAM cell designs. This breakthrough is set to redefine memory performance and scalability for high-demand applications in AI, edge computing, and in-memory processing.

  • GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15News

    GlobalWafers to Launch First U.S. 12-Inch Silicon Wafer Fab on May 15

    May 13, 2025 — GlobalWafers, the world’s third-largest semiconductor wafer supplier, is set to officially open its new state-of-the-art facility in Texas on May 15, marking a historic milestone as the first 12-inch silicon wafer production plant in the United States. The new factory is expected to begin contributing to the company’s revenue in the second half of 2025.